

ORIGINALLY SUBMITTED INFORMAL DRAWINGS




FIG 1




Fig. 2




Fig. 3

ARCS






Fig. 4




a) Liftoff 0.7 μm Al(Cu,Si) M1.
Deposit thick oxide.

FIG 5



b) CMP oxide leaving 500 nm
on highest M1 point.
Deposit 200 nm oxide.

FIG 6



c) Deposit 10 nm Ti/ 100 nm
Al/ 50 nm TiN, pattern with
AR mask.
Deposit 400-500 nm nitride.

FIG 7

~~Fig. 5(a-c)~~

T B M Confidential

ARC6A

96




FIG 8

d) Pattern with V1 mask.
Deposit liner & CVD-W.
W Chem-mech polish.




FIG 9

e) Deposit 10 nm Ti/ 150 nm
Al, pattern with M2 mask.




FIG 10

f) Deposit 2.2 or 3 μm oxide,
pattern with SP mask. Open
up M1 pads with TV mask.

Fig. 5(d-f)

IBM Confidential

ARCSB

08/06/2008

Y0994065
COLGAN ET AL
SHEET 7 OF 9

a) 15 μ m




Fig. 11




FIG 12

a) Use standard CMOS 4 process to S1.




FIG 13

b) Pattern POR M2 as Absorber layer. POR oxide deposition.




FIG 14

c) CMP-oxide leaving 500 nm on highest M2 point. Deposit 300 nm nitride.

Fig. 8(a-c)




FIG 15




FIG 16




FIG 17

~~Fig. 8(d-f)~~

ARC8B

IBM Confidential